Sr. ASIC Implementation Engineer, DBF Silicon

Sr. ASIC Implementation Engineer, DBF Silicon

Job ID: 2792512 | Amazon Kuiper Manufacturing Enterprises LLC

Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world.

The Role:
Be part of Project Kuiper’s sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. This is a unique opportunity to define a groundbreaking wireless solution with few legacy constraints. The team works with customer requirements and wireless system teams to define modems, high-speed interfaces, embedded processors, and DSP solutions in latest CMOS generation technologies.

In this role you will:

1. As the implementation lead you will set up the flow for both logic and physical synthesis flow for various technology nodes.
2. Work with the ASIC design and DFT teams to understand the design and create timing constraints.
3. Check the RTL design for clean synthesis run, perform STA and LEC on netlist.
4. Work with RFIC teams to make sure the top level integration of analog blocks are done properly and correct by construction, including formal connectivity checks.
5. Work with P&R teams to ensure a smooth hand off of netlists, ensure the timely execution of the P&R responsibilities by that team.
6. Participate in flow reviews of all the blocks with the P&R team to ensure that they achieve the best PPA for all blocks.
7. Lead the timing sign-off for the post P&R database.
8. Ensure that the chip meets the required DFM criteria by verifying the IR/EM results.

Export Control Requirement:
Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.

BASIC QUALIFICATIONS

1. Bachelor's degree in Electrical / Communications Engineering or related field, or equivalent experience.
2. 7+ years of experience in ASIC implementation, i.e., synthesis, STA and working with P&R for deep sub-micron nodes, preferably 16nm or smaller.
3. Experience leading or solely developing the methodology and scripts for physical synthesis.
4. Proven track record in taping out chips that have gone in to high volume production.
5. Familiar with implementing chips that have multiple power islands and power gating.

PREFERRED QUALIFICATIONS

1. Master's or Ph.D degree in Electrical / Communications Engineering.
2. 10+ years of experience in ASIC implementation.
3. Experience in leading physical design.
4. Strong exposure to UPF flow for low power design.
5. Strong written and verbal skills.
6. Experience of working in multi-site/multi-team environment.

Amazon is committed to a diverse and inclusive workplace. Amazon is an equal opportunity employer and does not discriminate on the basis of race, national origin, gender, gender identity, sexual orientation, protected veteran status, disability, age, or other legally protected status.

Our compensation reflects the cost of labor across several US geographic markets. The base pay for this position ranges from $143,300/year in our lowest geographic market up to $247,600/year in our highest geographic market. Pay is based on a number of factors including market location and may vary depending on job-related knowledge, skills, and experience.

Posted: July 25, 2024

Posted: May 14, 2024

Posted: September 12, 2024

Posted: May 16, 2024

Posted: June 17, 2024