Do you have a passion to join a world-class Digital Design Engineering group and take imaginative and revolutionary ideas and determine how to turn them into reality? You will apply engineering fundamentals and start from scratch if needed, bringing forward-thinking and groundbreaking ideas to the real world. You'll help design the tools that allow us to bring customers experiences they've never-before envisioned. We have an extraordinary opportunity for Standard Cell Design Methodology and Flow Engineers. In this highly visible role, you will be at the heart of a processor design effort, working with the custom digital circuits team and library development, making a critical impact in delivering quality products to market quickly.
Description
Imagine yourself at the center of our cutting-edge processor design in deep submicron technologies, and on standard cell library designs. You will have the opportunity to integrate and come up with new insights, as well as work with a team of talented engineers. In this role on our custom circuits team, you will:
- Be the interface to the internal CAD team for planning production flows and with foundry on PDK requirements.
- Collaborate with the technology team on new process requirements and work with the design/CAD team to enable relevant tools/flows.
- Implement sophisticated digital blocks in Verilog/SystemVerilog, run simulations or formal checks for verification.
- Use data analysis techniques and/or sophisticated Machine Learning models to study the circuit trends in timing, power, and area, and to potentially detect quality issues in large datasets.
Minimum Qualifications
- BS and a minimum of 10 years of relevant industry experience.
Preferred Qualifications
- Flow automation skills in standard cells development and integration to improve execution efficiency.
- Knowledge of Verilog/SystemVerilog, UDPs, Verilog simulation, and formal verification.
- Exposure to Design For Test, scan concept, and write DFT friendly RTL.
- Data analysis and ML knowledge to study data trends and perform QA on big datasets with automation.
- Proficiency in using Python/Perl/TCL.
- Relevant experience in the VLSI industry.
- Great interpersonal skills to champion initiatives internally and externally, and for effective communication with executive management and external partners.
- Experience with various EDA tools for synthesis, place-route, Liberty format is a bonus.
- Understands all aspects of implementation specification, design, timing, power, and flow automation.
- Familiarity with the foundry ecosystem and benchmarking practices is desirable.
Pay & Benefits
- At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $165,500 and $293,800, and your base pay will depend on your skills, qualifications, experience, and location.
- Apple employees also have the opportunity to become Apple shareholders through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.
Note: Apple benefit, compensation, and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.
#J-18808-LjbffrSimilar Jobs
- View Job
Standard Cell Design Methodology & Flow Engineer
Santa Clara - View Job
Standard Cell Design Methodology & Flow Engineer
Santa Clara - View Job
Digital Design Methodology Engineer
Cupertino - View Job
Senior Physical Design Methodology Engineer
Santa Clara - View Job
Physical Design Methodology CAD Engineer
Santa Clara