We are seeking a Senior Hardware Design Engineer to join our innovative and fast-paced team. In this role, you will be a key player in the FPGA Design Verification process, contributing to cutting-edge AI chip verification. This position offers a unique opportunity to work with HAPS platforms while integrating AI into our development workflows. You’ll be responsible for Pre-Silicon RTL Verification, Post-Silicon Validation, and Systems-Level Testing, supporting large-scale product deployment in data centers.
Responsibilities :
- Lead functional validation for complex ASIC SoC and FPGA SoC projects.
- Perform Pre-Silicon SoC verification and Post-Silicon/FPGA validation, developing test strategies and frameworks.
- Collaborate with cross-functional teams (Architecture, Design, Verification, and Partner teams) to influence next-generation designs.
- Develop comprehensive test plans, C-based tests, and infrastructure to achieve full design validation.
- Execute tests, debug failures, and create stress/performance scenarios to meet testing goals.
- Participate in chip bring-up and write test firmware to support various teams.
- Innovate and improve validation processes with new methodologies and tools.
- Mentor and coach other engineers in your area of expertise.
Qualifications :
- 10+ years of technical engineering experience in silicon validation and verification.
- Proven experience in multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging, and tool development.
- Strong programming skills in C/C++ , System Verilog , Assembly , and Python .
- In-depth understanding of advanced computer architecture and boot flow.
- Hands-on experience with high-speed IOs and industry-standard protocols like Ethernet , PCIe , JTAG , AXI , AHB , and I2C .
- Excellent communication skills, a strong team player, and a self-driven problem solver.
Top 3 Required Skills :
- 10+ years of experience in Design Verification .
- 5+ years of experience with UVM , testbench development, and debugging.
- 5+ years of experience in test planning , test writing, and scripting.
Nice-to-Haves :
- Experience in hardware debugging .
- FPGA timing/speed optimization.
- Familiarity with Synopsys HAPS systems.
- Expertise in C/C++ programming.
- Experience with AXI Bus and Microprocessor Systems .
About Brickred Systems:
Brickred Systems is a global leader in next-generation technology, consulting, and business process service companies. We enable clients to navigate their digital transformation. Brickred Systems delivers a range of consulting services to our clients across multiple industries around the world. Our practices employ highly skilled and experienced individuals with a client-centric passion for innovation and delivery excellence.
Similar Jobs
- View Job
ASIC Engineer, Design Verification
Sunnyvale - View Job
Senior ASIC Design Verification Engineer
Mountain View - View Job
ASIC Design Verification Engineer, Google Cloud
Sunnyvale - View Job
ASIC Design Verification Engineer, Project Kuiper
Sunnyvale - View Job
Senior ASIC Verification and Infrastructure Engineer – GPU
Santa Clara