RFIC/ASIC Design Engineer

Company:  Tiposi
Location: Milpitas
Closing Date: 02/11/2024
Hours: Full Time
Type: Permanent
Job Requirements / Description

Tiposi is an emerging, application driven medical device company based in the Silicon Valley, California. Specializing in low-frequency, low-power, radar sensor technology, Tiposi aims to improve the quality of life, personal comfort and safety, by enabling non-intrusive sensors that collect relevant data while preserving full privacy.


As a fast-growing company, we are seeking RF Design Engineer who enjoys the challenges of a start-up environment.


As an RF Design Engineer, you will:

  • Be responsible for RFIC layout and/or oversight of the layout.
  • Provide detailed design, analysis, testing, and support for the RFIC and analog baseband portions of the RFIC at the IC implementation level.
  • Be responsible for the IC design, creation, and verification of RF front-end, filters, LNA, Mixer, frequency synthesizer, IF amplifier, baseband signal calibration, RF transmitters, and other analog circuits as required.
  • Develop specifications and test plans for RFIC mixed-signal ICs based on system specifications.
  • Conduct circuit simulations for design validation over voltage, process, and temperature variations.
  • Perform engineering validation tests and production qualification tests.
  • Interface with fab and outside resources to ensure the performance and producibility of the design.
  • Interface with other engineers in the team, system engineers, and application engineers to ensure the integrity and efficiency of the design.
  • Provide third-tier support to customers and application engineers.
  • Perform IC evaluation and failure analysis.


Requirements:

  • BSEE, MSEE, or PhD in Electronic Engineering or a related discipline.
  • Minimum of 5 years of detailed RF experience in transceiver development, architecture, testing, and integration.
  • Proven understanding of RF components and all relevant interfaces to RF transceivers comprising the RF subsystem, with the ability to connect the components at the system level.
  • Knowledge of RF testing and calibration techniques, combined with practical experience in PCB component selection, changes, and modifications.
  • Working knowledge of matching networks is highly desirable.


Why Join Tiposi?

Joining an early-stage startup offers an unparalleled opportunity to gain important skills quickly and contribute to products that will impact billions of people in the coming years.


At our startup, we’re not just building a company; we’re shaping a vision. We are currently in an exciting growth phase and are looking for passionate individuals to join our dynamic team. This is a unique opportunity to be part of groundbreaking projects and make a significant impact in the industry.


Compensation Structure

Our compensation package for full-time roles includes direct equity grants, medical, dental, and vision insurance, 401(k), and, for all applicable roles, bonus plans.

Apply Now
Share this job
Tiposi
  • Similar Jobs

  • Sr. RFIC - PLL Design Engineer

    Sunnyvale
    View Job
  • ASIC Design Engineer (IP)

    San Jose
    View Job
  • Sr. ASIC Design Engineer

    San Jose
    View Job
  • ASIC Engineer, Design Verification

    Sunnyvale
    View Job
  • ASIC RTL Design Engineer-

    Fremont
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙