SoC Physical Design Engineer, PnRBeaverton,Oregon,United StatesHardwareImagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC utilizing innovative process technology.DescriptionWork with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. • Complete netlist to GDS2 implementation for partition(s) meeting schedule and design goals. • Timing, physical and electrical verification, and driving the signoff closure for the partitions. • Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution. • Drive optimization of PnR partitions, to achieve best Power/Performance/Area.Minimum QualificationsKey QualificationsMinimum BS and 10+ years of relevant industry experience.Knowledgeable in partition level P&R implementation including floorplanning, clock and power distribution, timing closure, and physical and electrical verification.Strong knowledge of physical design construction and analysis flows and methodology.Shown ability to adhere to stringent schedule and die size requirements.Strong communication skills.Experienced with industry standard tools understanding their capabilities and underlying algorithms.Experience with large SOC designs (>20M gates) with frequencies in excess of 1GHZ.Familiar with typical SOC issues such as multiple voltage and clock domains and mixed signal block integration.Familiar with various process-related design issues including Design for Yield and Manufacturability and multi-vt strategies.From a CAD perspective, experience with floorplanning tools, P&R flows, global timing verification, and physical design verification flowsPreferred QualificationsEducation & ExperienceMinimum BS and 10+ years of relevant industry experienceAdditional RequirementsApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Learn more about your EEO rights as an applicant. ( FooterApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (Opens in a new window) .Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. United States Department of Labor. Learn more (Opens in a new window) .Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines (opens in a new window) applicable in your area.Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program (Opens in a new window) .Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .
Similar Jobs
- View Job
Physical Design PPA Engineer
Beaverton - View Job
Software Engineer- SoC Level Validation Engineer
Beaverton - View Job
Physical Design Methodology CAD Engineer
Beaverton - View Job
SOC Clock Implementation Engineer - Full Time
Portland - View Job
Software Engineer: SoC System Stress Validation
Beaverton