Design Verification Engineer

Company:  PDDN INC.
Location: Santa Clara
Closing Date: 22/10/2024
Salary: £150 - £200 Per Annum
Hours: Full Time
Type: Permanent
Job Requirements / Description

PDDN is a provider of end-to-end software solutions and IT consulting services and software development company, headquartered in Fremont, California, with clients across Silicon Valley and other information technology hubs in different states. With integrated solutions, software development, technical services, training, and staffing support, we help customers achieve their technology goals, allowing them to focus on their business.

Job Description

Role: Design Verification Engineer
Location: Santa Clara, CA
Interview: Phone/Skype
Emp Type: Contract

Responsibilities:

  1. Architect and create verification environments using System-Verilog and Universal Verification Methodology (UVM) for IPs and SoCs with embedded CPUs and analog mixed-signal interfaces.
  2. Develop test plans and coverage metrics from specifications and write block and chip-level tests.
  3. Create PERL/Python scripts to automate the creation of verification environments, test generation, and debugging.
  4. Perform failure analysis of Register Transfer Level and Gate simulations and resolve issues by collaborating with design engineers.
  5. Create low power test cases using UPF or CPF to verify the desired power intent of the SoC.
  6. Work with architects to determine the use-case scenarios to simulate.

Preferred Qualifications:

  1. 7+ years of experience in pre-silicon design verification.
  2. Proficiency in C-shell scripting, Verilog-HDL, and System Verilog.
  3. Strong knowledge in SV Assertions, UVM/OVM, and functional code coverage.
  4. SoC verification experience using ARM Cortex Microcontroller is required.
  5. Experience with advanced peripheral bus verification IPs such as GPIO, UART, SPI, SW, JTAG, and I2C.
  6. Proficient with Cadence tools such as NCVerilog, NCSIM, and Simvision. Experience with linting tools (i.e., Spyglass) will be helpful.
  7. Exposure to SDF annotated simulations with a good understanding of parasitic delays and timings is required.
  8. Exposure to FPGA programming and FPGA tools will be helpful.
  9. Independent, self-motivated with good analytical and communication skills.

Additional Information

All your information will be kept confidential according to EEO guidelines.

#J-18808-Ljbffr
Apply Now
Share this job
PDDN INC.
  • Similar Jobs

  • Design Verification Engineer

    Mountain View
    View Job
  • Design Verification Engineer

    San Jose
    View Job
  • Design Verification Engineer

    San Jose
    View Job
  • Design Verification Engineer

    Mountain View
    View Job
  • Design Verification Engineer

    Cupertino
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙