FPGA Design Engineer

Company:  Tarana Wireless
Location: Milpitas
Closing Date: 25/10/2024
Hours: Full Time
Type: Permanent
Job Requirements / Description

Tarana is a fast revenue growth company built by outstanding talented people and with innovative technology. Our FPGA design team is looking for a smart, experienced, and hardworking member to participate in the development and test of FPGAs for Tarana's next generation Fixed Broadband Wireless Access Basestation and next generation ASIC emulation in FPGA. The ideal candidate would have 2+ years of FPGA logic design experience.Job Responsibilities:Primary responsibilities include implementing, debugging, and verifying designs in large FPGAsParticipating in sub-system and system level integration, validation and troubleshootingPerform FPGA level logic design, simulation, test, and debugging tasksParticipating in module level design and simulating a specified functional block or sub-systemGenerating design documentation and reviewing test resultsInterfacing with software and hardware designers to support software, hardware and system integrationRequired Skills & Experience:BSEE required/MSEE preferred2-5 years related experience in logic designs for FPGAHigh-speed digital design experienceFamiliar with the latest FPGA technology, with experience in Xilinx Vivado or Intel Quartus FPGA synthesis, place & route tools.Proficiency with Verilog, System Verilog, digital logic design, simulation and FPGA implementationGood knowledge and working experience with commonly used FPGAs and IC devicesExperience with debugging FPGA logic designs using Vivado chipscope or Quartus signal tap.Familiarity with common lab equipment and toolsFamiliarity with common scripting tools such as pythonAble to program in C or MatLab a plusExperience and knowledge in at least one of the following areas is preferred:Design and implementation of FPGA logic for wireless PHY, including signal processing functions for modulation/demodulationImplementation of arithmetic and Digital Signal Processing algorithms in FPGAThe salary range for this position is: $120,000 to $155,000Compensation will be determined based on several factors including, but not limited to: skill set, years of experience and the employee’s geographic location.Tarana provides competitive benefits to employees in this role including: Medical, dental and vision benefits, 401K match, flexible time off and stock option.Since our founding in 2009, we’ve been on a mission to accelerate the pace of bringing fast and affordable internet access — and all the benefits it provides — to the 90% of the world’s households who can’t get it. Through a decade of R&D and more than $400M of investment, we’ve created an entirely unique next-generation fixed wireless access technology, powering our first commercial platform, Gigabit 1 (G1). It delivers a game-changing advance in broadband economics in both mainstream and underserved markets, using either licensed or unlicensed spectrum. G1 started production in mid 2021 and has now been installed by over 160 service providers globally. We’re headquartered in Milpitas, California, with additional research and development in Pune, India.G1 has been developed by an incredibly talented and pioneering core technical team. We are looking for more world-class problem solvers who can carry on our tradition of customer obsession and ground-breaking innovation. We’re well funded, growing incredibly quickly, maintaining a superb results-focused culture while we’re at it, and all grooving on the positive difference we are making for people all over the planet. If you want to help make a real difference in this world, apply now!Powered by JazzHR

Apply Now
Share this job
Tarana Wireless
  • Similar Jobs

  • FPGA Design Engineer

    Sunnyvale
    View Job
  • FPGA Design Engineer

    San Jose
    View Job
  • FPGA Design Engineer

    Sunnyvale
    View Job
  • FPGA Design Engineer

    Sunnyvale
    View Job
  • FPGA Design Engineer

    Sunnyvale
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙