ASIC Design Engineer - Memory Cache Controller

Company:  Apple
Location: Austin
Closing Date: 09/11/2024
Hours: Full Time
Type: Permanent
Job Requirements / Description

ASIC Design Engineer - Memory Cache ControllerAustin,Texas,United StatesHardwareApple is building the world’s fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth. In this role, you will work on crafting special purpose cache and controller which is part and parcel of the SOC memory hierarchyDescriptionParticipate in Cache micro architecture development from specifications found from architecture guideline and model analysis. Explore architecture trade-offs in system performance, area, and power consumption along with the performance analysis team. Develop/debug RTL design of different sections of the cache. Work with physical design team to close timing of the same.Minimum QualificationsKey QualificationsDevelopment of memory systems.Experience in RTL/micro-architecture definition.Experience in PPA (performance/power/area) analysis.Knowledge of dedication coherent memory system or interconnect architectures.Strong cache design background including good understanding of different memory organizations and tradeoffs.Knowledge of dedication memory subsystem and dram controller.Hands on Experience with multi-processor cache coherence protocolsPreferred QualificationsEducation & ExperienceBachelors Degree + 10 Years of Experience.Additional RequirementsApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Learn more about your EEO rights as an applicant. ( FooterApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (Opens in a new window) .Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. United States Department of Labor. Learn more (Opens in a new window) .Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines (opens in a new window) applicable in your area.Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program (Opens in a new window) .Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .

Apply Now
Share this job
Apple
  • Similar Jobs

  • ASIC Design Engineer - Memory Cache Controller

    Austin
    View Job
  • ASIC Design Engineer - Memory Cache Controller

    Austin
    View Job
  • ASIC Engineer, Design

    Austin
    View Job
  • ASIC Engineer, Design Verification

    Austin
    View Job
  • ASIC Design Verification Engineer

    Austin
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙