Digital Design Engineer (Staff)

Company:  Qualcomm
Location: Oregon
Closing Date: 31/10/2024
Salary: £100 - £125 Per Annum
Hours: Full Time
Type: Permanent
Job Requirements / Description

Company:

Qualcomm Atheros, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Digital - Oversees definition, design, verification, and documentation for ASIC development for a variety of products. Determines architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Evaluates all aspects of the process flow from high-level design to synthesis, place and route, and timing and power use.

Minimum Qualifications:

  1. Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, or related work experience.
  2. OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, or related work experience.
  3. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, or related work experience.
  4. Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
  5. 2-10+ years ASIC design, verification, or related work experience.
  6. Experience with specification, micro-architecture, design, Verilog RTL coding, and verification.
  7. Digital signal processing and digital communications theory, including experience in designing to match fixed point reference models, either in Matlab or C++.
  8. Experience with WiFi is highly desirable.
  9. Front end RTL design and synthesis.
  10. Wireless modem communications or DSP background.
  11. Logic design for wireless modem ASICs or custom data-path components for DSP applications.
  12. General knowledge in design process, digital design, design verification tools and techniques, communications systems, computer architecture, etc.
  13. Knowledge of Scripting and automation skills: Unix/Linux shell programming, Python, Perl, Java, Makefile, XML.
  14. Strong critical thinking, problem solving and test planning skills.
  15. Good communication and interpersonal skills.

Pay range: $143,000.00 - $215,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer!

#J-18808-Ljbffr
Apply Now
Share this job
Qualcomm
  • Similar Jobs

  • Digital Design Engineer for Power Management ASICs

    Oregon
    View Job
  • Digital Design Engineer for Power Management ASICs

    Oregon
    View Job
  • Sr Staff Engineer - CPU Subsystem Firmware Engineer

    Oregon
    View Job
  • Staff Windows Power and Performance Engineer

    Oregon
    View Job
  • Staff Engineer - PCIE (Device Driver Development)

    Oregon
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙