SOC Verification Engineer

Company:  Apple Inc.
Location: Sunnyvale
Closing Date: 03/11/2024
Salary: £150 - £200 Per Annum
Hours: Full Time
Type: Permanent
Job Requirements / Description

Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. The SOC Verification Engineer will be responsible for pre-silicon RTL verification of block and top level SOC. With deep understanding of SOC architecture and meticulous attention to details, you will interact with all disciplines to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.

Key Qualifications

  • 3+ years of verification experience.
  • Solid fundamentals in Verilog and System Verilog for verification.
  • Basic knowledge of UVM methodology.
  • Solid verification skills in problem solving and debugging.
  • Experience with Constrained Random testing is a plus.
  • Good understanding of overall verification flow.
  • Knowledge of industry standard interfaces like I2C, UART, SPI.
  • Understanding and usage of System Verilog Assertion (SVA).
  • Programming experience in C.
  • Experience writing scripts in languages such as Perl or Python a plus.
  • Should be a great teammate with excellent communication skills and desire to take on diverse challenges.

Description

- Understand details of microarchitecture and build block/chip level testbench using best-in-class verification methodology.
- Create verification plan from specification and in coordination with architects.
- Generate directed and ingenious constrained random tests.
- Create/analyze coverage model and enhance testbench/test to increase coverage.
- Build automated flows for block and chip level verification.
- Debug failures, manage bug tracking, and close coverage.
- Hold detailed verification reviews and set standard for coding quality.
- Work closely with team members to improve methodology and flow.

Education & Experience

BS+ 3 years of relevant industry experience. MS preferred.

Additional Requirements

  • Apple is an equal opportunity employer that is committed to inclusion and diversity.
#J-18808-Ljbffr
Apply Now
Share this job
Apple Inc.
  • Similar Jobs

  • SOC Verification Engineer

    Sunnyvale
    View Job
  • SoC Verification Engineer

    San Jose
    View Job
  • SOC Verification Engineer

    Santa Clara
    View Job
  • SoC Verification Engineer

    San Jose
    View Job
  • ASIC/SOC Verification Engineer

    San Jose
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙