ASIC Engineer, DFT

Company:  Meta Inc
Location: Austin
Closing Date: 23/10/2024
Hours: Full Time
Type: Permanent
Job Requirements / Description

Summary:Meta is hiring ASIC DFT Engineers within our Infrastructure organization to work on Design for Test (DFT) methodologies, implementation, and verification to build best-in-class System on a Chip (SOC) and IP for data center applications. We are looking for individuals with strong background in Design for Testability (DFT) methodologies and implementation for IP/SOC, with a deep understanding of Siemens/Synopsys DFT EDA tools and IEEE standards (1149, 1500, 1687).Required Skills:ASIC Engineer, DFT Responsibilities:Develop and implement DFT strategies for mixed-signal ICs, considering factors such as fault coverage, test time, and in-system test.Proficiently use Siemens/Synopsys EDA tools for DFT-related tasks, including MBIST, scan insertion, and test pattern generation.Ensure compliance with IEEE standards (1149, 1687) for DFT methodologies and test patterns.Conduct fault simulation and coverage analysis to assess the effectiveness of DFT strategies and identify areas for improvement.Generate high-quality test patterns using automated test pattern generation (ATPG) tools.Verify the correctness of DFT implementation through simulation and hardware testing.Collaborate with design/implementation teams to ensure that DFT requirements are met throughout the process.Minimum Qualifications:Minimum Qualifications:Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.8+ years of experience in DFT for mixed-signal ICs.Understanding of DFT concepts, including scan insertion, BIST, and boundary scan.In-depth knowledge of DFT EDA tools (Siemens/Synopsys).Familiarity with IEEE standards 1149, 1500, and 1687.Experience with fault simulation and coverage analysis tools.Knowledge of scripting languages (e.g., Perl, Python) for automation.Preferred Qualifications:Preferred Qualifications:Master's degree in Electrical Engineering or Computer Engineering.Experience with mixed-signal DFT methodologies, at IP subsystem, SOC, or disaggregated SOCs (2.5D or 3D).Experience with hardware testing and debugging.Public Compensation:$173,000/year to $249,000/year + bonus + equity + benefitsIndustry: InternetEqual Opportunity:Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at

Apply Now
Share this job
Meta Inc
  • Similar Jobs

  • DFT Engineer

    Austin
    View Job
  • Senior DFT Engineer

    Austin
    View Job
  • Senior DFT Engineer

    Austin
    View Job
  • Senior DFT Engineer

    Austin
    View Job
  • ASIC Engineer - Infra Silicon Enablement

    Austin
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙