SoC Memory Cache Controller Engineer

Company:  Apple
Location: Santa Clara
Closing Date: 19/10/2024
Salary: £100 - £125 Per Annum
Hours: Full Time
Type: Permanent
Job Requirements / Description

Company: Apple
Location: Santa Clara, CA
Employment Type: Full Time
Date Posted: 10/09/2024
Job Categories: Engineering, Healthcare, Practitioner and Technician, Research & Development, Medical, Energy / Utilities

Job Title: SoC Memory Cache Controller Engineer

Summary
Posted: Jul 30, 2024
Role Number: 200560696
Apple is building the world’s fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth. In this role, you will work on crafting special purpose cache and controller which is part and parcel of the SOC memory hierarchy.

Description
- Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis.
- Explore architecture trade-offs in system performance, area, and power consumption along with the performance analysis team.
- Develop/debug RTL design of different sections of the cache.
- Work with physical design team to close timing of the same.

  • BS and a minimum of 20 years relevant industry experience

Preferred Qualifications

  • Development of memory systems.
  • Experience in RTL/micro-architecture definition.
  • Experience in PPA (performance/power/area) analysis.
  • Knowledge of dedication coherent memory system or interconnect architectures.
  • Strong cache design background including good understanding of different memory organizations and tradeoffs.
  • Knowledge of dedication memory subsystem and dram controller.
  • Hands on Experience with multi-processor cache coherence protocols.

Pay & Benefits
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $207,800 and $378,700, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Equal Opportunity Employer
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Contact Information
Company Name: Apple
Website:

#J-18808-Ljbffr
Apply Now
Share this job
Apple
  • Similar Jobs

  • ASIC Design Engineer - Memory Cache Controller

    Santa Clara
    View Job
  • ASIC Design Engineer - Memory Cache Controller

    Santa Clara
    View Job
  • ASIC Design Engineer - Memory Cache Controller

    Santa Clara
    View Job
  • Staff Hardware Engineer - SoC and Memory

    Mountain View
    View Job
  • SOC Engineer

    Mountain View
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙