Cjb Companies Jobs in Santa Clara October 2024

Unleash your creativity with design and creative job opportunities! Whether you're a graphic designer, UX/UI specialist, animator, or art director, our platform showcases roles in leading agencies, studios, and tech companies. Join us today to turn your passion into a fulfilling career in design and creative fields!

65 Jobs Found for Cjb Companies in Santa Clara

Job Title : Senior ASIC Physical Design Engineer Job Location: Santa Clara, CA (Hybrid) Key Responsibilities Chip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration and ECO generation. Expertise in timing closure (STA) of high frequency blocks Handling blocks of high instance coun...

Mountain View, California, United States Company Overview ID.me is a high-growth enterprise software company that simplifies how people prove and share their identity online. The company empowers people to control their data through a portable and trusted login, which means they don’t need to create a new password when visiting sites that have the...

Company Description At Western Digital, our vision is to power global innovation and push the boundaries of technology to make what you thought was once impossible, possible. At our core, Western Digital is a company of problem solvers. People achieve extraordinary things given the right technology. For decades, we've been doing just that. Our tec...

This role is ideal for a systems level design thinker who can operate independently with multiple stakeholders, tackle complex workflows, contribute to a collaborative and rigorous design culture. In this role, you will:- Be a critical thinker, partnering across multiple product teams, and making connections between products.- Evolve design partne...

Job Title : Senior ASIC Physical Design Engineer Job Location: Santa Clara, CA (Hybrid) Job Description: The ASIC Physical Design Engineer will be responsible for taking ownership of the physical chip development, executing from the inception of the design (RTL or gate netlist) through the tape-out release to wafer fabrication using the latest S...

An error has occurred. This application may no longer respond until reloaded. Reload 🗙